Abstract-As an advanced nonorthogonal multiple access (NOMA) technique, the low density signature (LDS) has never been used in filter bank multicarrier (FBMC) systems. In this paper, we model a low density weight matrix (LDWM) to utilize the intrinsic interference in FBMC systems when single-tap equalization is employed, and propose a LDS-FBMC scheme which applies LDS to FBMC signals. In addition, a joint sparse graph (JSG) for FBMC named JSG-FBMC is proposed to combine single graphs of LDS, LDWM, and low density parity-check (LDPC) codes which respectively represent techniques of NOMA, multicarrier modulation, and channel coding. By employing the message passing algorithm, a joint receiver performing detection and decoding simultaneously on the joint sparse graph is designed. Extrinsic information transfer charts and construction guidelines of the joint sparse graph are studied. Simulations show the superiority of JSG-FBMC to state-of-the-art techniques such as OFDM, FBMC, LDS-OFDM, LDS-FBMC, and turbostructured LDS-FBMC.
Joint Sparse Graph for FBMC/OQAM Systems ing power domain NOMA and code domain NOMA, has been attracting a lot of attention recently [1] [2] [3] . Unlike conventional orthogonal multiple access (OMA), NOMA is expected to improve the spectral efficiency and accommodate much more users via non-orthogonal resource allocation. Typical code domain NOMA schemes include low density signature (LDS), sparse code multiple access (SCMA), multiuser shared access (MUSA), pattern division multiple access (PDMA) and so on. As the first proposed scheme of code domain NOMA, LDS utilizes low density spreading techniques [4] [5] [6] [7] [8] [9] [10] [11] [12] . SCMA is an enhanced version of LDS, with a multi-dimensional constellation designed to generate codebooks and bring the shaping gain [13] . MUSA differs from multicarrier code division multiple access (MC-CDMA) in that it is basically synchronous transmission mechanism when users signals arrive at the base station, while MC-CDMA doesn't have this kind of synchronism requirement in the uplink. In addition, MUSA uses non-binary spreading sequences, while binary spreading sequences are usually applied in conventional MC-CDMA systems [14] . PDMA uses non-orthogonal patterns which are designed to maximize the diversity and minimize the overlaps of multiple users. Multiplexing in PDMA is similar to that in LDS, but the number of subcarriers connected to the same symbols in the LDS graph can be different [15] . In future cellular networks, more advanced waveforms may be utilized. It is necessary to research the combination of NOMA and advanced waveforms other than OFDM.
Recently, filter-bank multicarrier (FBMC) has drawn attention as its ability to overcome OFDM drawbacks such as a loss of spectral efficiency due to the cyclic prefix (CP) insertion, high out-of-band power emission [16] , [17] , as well as stringent synchronization requirements. In this paper, we develop a novel NOMA scheme for FBMC systems. Among different prototype filters in FBMC [18] [19] [20] , we adopt the isotropic orthogonal transform algorithm (IOTA) function as the prototype filter, where the spreading factor of the applied IOTA equals to one. In addition, to show the general effect of the proposed scheme, we also adopt other prototype filters such as the PHY-DYAS filter to our design. The contributions of this paper are as follows.
1) The intrinsic interference from real and imaginary branches in FBMC is usually discarded in existing systems [16] [17] [18] . Note that such intrinsic interference is related to the structure of FBMC transceiver, i.e., when signals are separately processed on real and imaginary branches, it is inevitable to generate the cross-talk between the two branches in the form of intrinsic interference. In fact, the intrinsic interference contains rich information and can be exploited to improve the system performance. In this paper, we use a weight matrix which defines neighboring time-frequency positions around the signal of interest to estimate the intrinsic interference. Moreover, we study the weight matrix from graphical view, and utilize the extra information offered by the intrinsic interference when single-tap equalization 0018 -9545 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. is employed, we model a low density weight matrix (LDWM) to express the most significant positions around the signal. This is essentially the principle of block coding, and the embedded LDWM can improve the performance.
2) As mentioned above, LDS has never been used in FBMC systems. In this paper, we propose a LDS-IOTA scheme by applying LDS to FBMC-IOTA system, which outperforms conventional FBMC-IOTA significantly under overloaded conditions. More importantly, based on graphical models, we propose a joint sparse graph to synergistically combine LDS, LDWM and low density parity-check (LDPC) codes which respectively represent NOMA, multicarrier modulation and channel coding. LDS, LDWM and LDPC codes are related to multiuser interference, FBMC's intrinsic interference and channel interference, respectively. Our proposed scheme is hereinafter referred to as joint sparse graph for IOTA (JSG-IOTA). By using message passing algorithm (MPA) [21] , multiuser detection and intrinsic interference utilization as well as channel decoding can be jointly performed in JSG-IOTA receiver. To demonstrate advantages of JSG-IOTA, we compare it with LDS-IOTA and turbo structured LDS-IOTA. Simulation results verify the superiority of JSG-IOTA to other similar techniques.
3) In LDS-IOTA, the intrinsic interference utilization and LDS as well as LDPC code are separately designed. Study on a joint sparse graph is more complicated than any other single graphs. We utilize the extrinsic information transfer (EXIT) charts to analyse the joint sparse graph, and summarize its construction guidelines by graph theory.
The rest of this paper is structured as follows. In Section II, the JSG-IOTA model is presented. Section III presents the re- ceiver algorithm. JSG structures and EXIT charts are studied in Section IV. Section V shows construction guidelines of JSG-IOTA. In Section VI, the JSG-IOTA performance is simulated. Section VII gives conclusions of our research.
In this paper, Re {·} (or the superscript R) and Im {·} (or the superscript I) denote the real and imaginary part of a complex signal, respectively. Table I shows notations used in the paper.
II. JSG-IOTA SYSTEM MODEL Let us assume a wireless uplink with K users simultaneously transmitting their information to a single base station (BS), where each user and BS have N T and N R antennas, respectively. JSG-IOTA block diagrams are presented in Figs. 1 and 2. We assume that N T = 1, N is the processing gain of spreading, J is the parity-checks of LDPC codes, and each user has a data vector consisting of M data symbols. Fig. 1(a) shows the block diagram of JSG-IOTA transmitter, where the IOTA modulators are implemented by separate IFFT blocks followed by a bank of filters for the I and Q components [22] , [23] . Note that multiuser communications are considered in our model. An N/2 rotation of IFFT output is used to shift the zero frequency subcarrier to middle position. Unlike conventional spreading technique, the LDS spreader is configured to guarantee that the ratio of d v ,lds to N is small enough (d v ,lds is the number of chips that are spread by one symbol), and the number of symbols that are superimposed on each chip, d c,lds , is much less than the total number of symbols. Fig. 1(b) illustrates the LDS principle by using a simple exemplary system with 5 subcarriers and 10 data symbols, where chip nodes and variable nodes respectively represent chips and data symbols. It shows that each symbol is spread over 2 chips, and each chip is used by 4 symbols that may belong to different users.
A. Transmitter Model

B. Intrinsic Interference Utilization
The JSG-IOTA receiver shown in Fig. 2(a) is implemented by filter banks followed by the FFT block, where the FFT operations are conducted separately for the I and Q branches. The residual signal from I and Q channels is referred to as the intrinsic interference and usually discarded in the demodulation processes. In [24] , the intrinsic interference is exploited instead of being discarded at the receiver side in order to improve the equalization performance when single-tap equalization is employed. It was shown in the paper that the real and the time-shifted imaginary components can be highly correlated. This analysis led to a new simple and efficient equalizer utilizing this correlation. Such finding reveals the fact that the intrinsic information can be exploited for performance improvements. In our work, we find that such intrinsic interference contains rich inherent information that has never been utilized. As shown in Fig. 2(b) , the intrinsic interference can be calculated by multiplying neighboring signals with a weight matrix which is determined by the employed pulse shaping filter. It can be seen that for the symbol of frequency and time index (n, u), its intrinsic interference is determined by the neighboring 24 symbols, i.e., 5 frequencyindexed rows and 5 time-indexed columns in the weight matrix. In fact, this is essentially the principle of block coding and the intrinsic interference serve as parity-check/redundant symbols. Therefore, we treat the intrinsic interference as parity symbols, and utilize MPA on the weight matrix to exploit the inherent code structure of the IOTA function. Each element in the weight matrix processes the information received from its adjacent elements. The estimated intrinsic interference is computed based on the weight matrix, whereas the chips combine several paritycheck/intrinsic interference observations made by the adjacent elements in the weight matrix. Let X be the constellation alphabet for the transmitted symbol, the computational complexity of the intrinsic interference utilization is in order of O | X | 24 , representing a very high complexity. There is a trade-off between the performance and the computational complexity. A denser weight matrix will result in more accurate decoding but the complexity will increase exponentially with more nonzero elements of the matrix. Our study reveals that majority elements in the weight matrix have marginal values and can be safely ignored, i.e., regarded as zeros, in order to reduce the computational complexity. Consequently, lower density weight matrices (labeled by different color fonts in Fig. 2(b) ) are formed, and the complexity order can be significantly reduced. Detailed analysis of nonzero elements selection is presented in Section V.
C. Receiver Model
Based on above discussion, graphical blocks in the JSG-IOTA receiver in Fig. 2 (a) can be configured to include four kinds of nodes: intrinsic-interference nodes 
, representing the intrinsic interference corresponding to the symbol on the nth subcarrier during the time of index u, the nth chip, the mth data symbol and the jth paritycheck equation of the kth user, respectively. In the receiver, LDWM, LDS and LDPC respectively represent the low density weight matrix of intrinsic interference in FBMC, the low density signature of LDS [6] , and the low density parity-check matrix of LDPC [25] . These three single subgraphs stem from FBMC modulation, NOMA and channel coding, respectively. In the receiver, chip nodes act as a bridge to link intrinsic-interference nodes and variable nodes, meanwhile, variable nodes and paritycheck nodes are connected. By doing so, a joint sparse graph, i.e., JSG, is modeled in Fig. 2(a) . In addition, Fig. 2(c) shows the complete receiver structure of JSG-IOTA.
III. JOINT DETECTION AND DECODING
In this section, the receiver algorithm based on Fig. 2(a) is presented. The signature and the parity-check matrix for the kth user are
J M , respectively, where C represents the complex field. The weight matrix for the nth chip is We define L c n →i n , u is the log-likelihood ratio (LLR) transferred from chip node c n to intrinsic-interference node i n,u , L i n , u →c n is the LLR transferred from i n,u to c n . Similarly, L v k , m →c n and L v k , m →p k , j are the LLR transferred from variable node v k,m to chip node c n and parity-check node p k,j , respectively. L c n →v k , m and L p k , j →v k , m respectively represent the LLR transferred from c n and
be the signal at nth chip generated by the LDS spreader during the time of index u, the signal on the data symbol m for the kth user is r k,m ,n,u = A k,u E k,u v k,m ,n,u . In our system model, the transmit power of each user is assumed to be one Watt, and the equal
power allocation between chips of each user is assumed. The received signal in a multicarrier system (including CP-based OFDM and FBMC) can be written in a general form as [22] , [23] , [26] , [27] 
where z(t) and g n,u (t) are additive white gaussian channel (variance is σ 2 A ) and the synthesis basis which is obtained by the time-frequency shifted version of the prototype function, respectively. It should be noted that our proposed method does work for frequency selective fading channel, and we only assume the channel is constant at positions around the symbol of interest. This is a valid assumption as long as the channel is not extremely dispersive in time and frequency [23] .
In the OFDM, the synthesis basis can be expressed as [28] 
where F = 1/T is subcarrier frequency spacing, T cp is the length of CP and T 0 = T + T cp is OFDM symbol duration.
In the JSG-IOTA,
where g(t) is the well-localized IOTA pulse filter, and v 0 τ 0 = 1/2. The transmitted signals have symbol duration τ 0 and subcarrier spacing v 0 . One can either set
Here, we adopt the former approach, i.e., the subcarrier spacing is kept the same as in OFDM, but symbol duration is reduced by half. The received signal can be expressed by (4) , shown at the top of this page. The demodulated signal iŝ
By sampling y(t) at rate 1/T s during time interval [uT − τ 0 , uT + τ 0 ], the received signal can be written as (6) , shown at the top of this page, where i = −N/2, . . . , N/2 − 1. Denoting
(6) can be reformed as (8) , shown at the top of this page, where ⊗ denotes the convolution operation, and
The phase correction (j ((n −1)+2u ) for the I channel and j ((n −1)+2u +1) for the Q channel) before the IFFT operation is due to the first exponential term in (9) . An N/2 rotation of IFFT output is needed here to shift the zero frequency subcarrier to middle position.
In the receiver, by sampling the received signal at rate 1/T s , (5) can be reformed as (11) , shown at the top of this page, where
By repeating the above process on the imaginary branch, (13) shown at the top of this page, can be derived.
Owing to the real-orthogonality condition on g(t), i.e., Re g n,u (t)g * n 0 ,u 0 (t) = δ n,n 0 δ u,u 0 , (5) can be written aŝ
Since the prototype function g(t) is chosen to be well localized both in time and frequency, the intrinsic interference i n,u in (14) only depends on a restricted set of time-frequency positions (n , u ) around the signal of interest. Assuming that the channel remains relatively constant at those positions, the intrinsic interference i n,u can be approximated as
The distribution of the weight matrix shown in Fig. 2 (b) stems from the above formula, and is determined by IOTA pluse shaping g(t). Combining (14) and (15) yieldŝ Fig. 2(a) , the input to the real and the imaginary branch equalizers at the JSG-IOTA receiver can be expressed as (17) where v
k,m ,n,u are the FBMC's intrinsic interference of real and imaginary FFT chains, respectively. Given the knowledge of the channel state, the transmitted signal can be recovered by zero forcing (ZF) equalization, which is expressed by (18) , shown at the top of this page, where z n,u denote the combined noise term. As a result, the FBMC's intrinsic interference can be eliminated. An MMSE equalization can be designed similarly.
For the joint sparse graph, there are two sets of soft information coming from the intrinsic interference: the first one is combined by the Q component of the output of the real branch equalizer and I component of the output of the imaginary branch equalizer, i.e., v
k,m ,n,u , while the second one is calculated based on neighboring time-frequency positions around the signal of interest. If the difference between these two values is small enough (we define the threshold as 0.1 in our scheme, and different threshold values, such as 0.2 and 0.01, have negligible effect on the system performance), we reach a decision that its correlated chips are highly reliable, and set Pr(v k,m ,n,u = v k,m ,n,u ) = 1. Otherwise the soft information of the correlated chips needs to be updated. It should be noted that the intrinsic interference node in Fig. 2(a) is not the first set mentioned above, but the second one, which means that these nodes are calculated based on the weight matrix. The
weight matrix of the intrinsic interference is represented by a sparse graph to propagate the information, and each message will be calculated iteratively from the previous values of the neighboring nodes. In a typical run, intrinsic-interference nodes and variable nodes update at the same time. For the chips in error and their corresponding intrinsic-interference nodes, their LLR can be calculated by (19) shown at the top of this page, where η n,u /n is the set of chips (excepting c n ) that connect to intrinsic-interference node i n,u . In LDS-IOTA and LDPC code, variable nodes only receive LLR from chip nodes and parity-check nodes, respectively. Nevertheless, in JSG-IOTA, calculation of L v k , m →c n uses LLRs of chip nodes and parity-check nodes at the same time. (20) where ε k,m \ n represents the set of chip nodes (excepting c n ) which v k,m is spread on. When executing MPA for the joint detection and decoding, the more kinds of nodes that are connected to a variable node, the more reliable information that can be utilized when processing that variable node.
The updating of L v k , m →p k , j utilizes LLRs of chip nodes and parity-check nodes as well, (21) where ω k,m \ j represents the set of parity-check nodes (excepting p k,j ) which link to v k,m .
In terms of chip nodes and parity-check nodes, their messages are updated simultaneously. In LDS-IOTA, chip nodes only gather LLR of variable nodes. However, in JSG-IOTA, chip nodes utilizes LLRs of both intrinsic-interference nodes (note that the soft information of intrinsic-interference nodes is calculated by LDWM, as the weight matrix is an inherent property of FBMC) and variable nodes,
where γ n /(n, u) represents the set of intrinsic interferences (excepting i n,u ) which link to c n . 
Substituting (24) and (25) into (23), (26), shown at the top of this page, can be derived, where κ n,k,m represents normalization factor, and
Calculation of the parity-check nodes can be expresses by
where φ j \ (k, m) represents the set of symbols (excepting v k,m ) which link to p k,j , and
The accumulated LLR of v k,m can be given by
The iteration stops once the syndromes are zeros or the maximum iteration is satisfied.
IV. EXIT CHART ANALYSIS OF JOINT SPARSE GRAPH
A. JSG Structure
Based on the receiver algorithm shown in Section III, the updating of chip nodes depends on a priori information of neighboring intrinsic-interference nodes and variable nodes. Similarly, the updating of variable nodes utilize information of chip nodes and parity-check nodes. On the other hand, for intrinsic-interference nodes and parity-check nodes, their extrinsic messages are updated only depending on one side of a priori information, i.e., neighboring chip nodes and variable nodes, respectively. We respectively define the sets of intrinsicinterference nodes, chip nodes, variable nodes and parity-check nodes as intrinsic-interference node decoder (IND), chip node detector-decoder (CNDD), variable node detector-decoder (VNDD) and parity-check node decoder (PND). The iterative diagram of the joint sparse graph is illustrated in Fig. 3 , which is different from any existing techniques such as LDS [5] and LDPC [29] . More importantly, the iterative part of LDWM for FBMC has never been proposed before.
To explain the JSG-IOTA receiver more clearly, we present a tree structure of the joint sparse graph in Fig. 4 . As the channel and IOTA demodulated information is fed into chip node directly, the tree structure is rooted at chip node c n where we name it level 0 of the tree. According to Figs. 2 and 3, each chip node is linked to some intrinsic-interference nodes and variable nodes via low density edges, thus we respectively use long dash lines and bold lines to distinguish these two connections in Fig. 4 . Hence, at level 1 of the tree, there are two kinds of nodes, i.e., intrinsic-interference nodes (pentagons) and variable nodes (circles), which are connected to c n at level 0 by different lines. For the intrinsic-interference nodes at level 1, each of them is linked to other chip nodes (rectangles) at level 2 via long dash lines. For the variable nodes at level 1, each of them is not only linked to some chip nodes at level 2 via bold lines, but also connected to some parity-check nodes (triangles) at level 2 via other kind of lines, i.e., short dash lines. Similarly, the chip nodes and the parity-check nodes at level 2 can generate more intrinsicinterference nodes and variable nodes via corresponding kinds of lines, which are drawn at level 3. Note that at level 3, the intrinsic-interference nodes have only one kind of connection to chip nodes at level 2, while the variable nodes have two kinds of connection to chip nodes and parity-check nodes at level 2. Obviously, such a tree structure is novel as it has four kinds of nodes and three kinds of edges. Note that different levels of the tree have specific kinds of nodes, i.e., odd level (level 1 or 3) consists of intrinsic-interference nodes and variable nodes, while even level (level 2) consists of chip nodes and parity-check nodes. Chip nodes and variable nodes are important due to their bridge function on the tree, and the messages of different nodes can be passed to any other kinds of nodes via the edges.
Moreover, we depict the Tanner figure of the joint sparse graph in Fig. 5 [30] . According to the receiver algorithm presented in Section III and the tree structure shown in Fig. 4 , CNDD and PND compute LLRs at the same time, while IND and VNDD compute LLRs synchronously. Hence, we lay the even level nodes, i.e., CNDD (rectangles) and PND (triangles), on the left, and lay the odd level nodes, i.e., IND (pentagons) and VNDD (circles), on the right. It can be seen that, CNDD is connected to IND through long dash lines, meanwhile, it is also connected to VNDD through bold lines. In addition, VNDD is not only linked to CNDD, but also linked to PND through short dash lines. Therefore, FBMC modulation, NOMA, channel coding and the their combination, are shown in the figure.
B. EXIT Chart Analysis
SUI-3, a typical multipath fading channel model [31] , is applied in the following analysis and the simulations, where the channel power delay profile is given in Table II . We define that I A,I &V represents average mutual information (AMI) between the symbols on IND&VNDD edges and a priori information, I E ,I &V represents AMI between the symbols 
where z n is AWGN (variance is σ 
As the conditional probability density function p A (β|X = x) is related to A,
with
where σ ≥ 0. According to (19) , (20) and (21) Hence, differing from existing techniques that only one kind of graph is utilized [5] , [29] , all of LDWM, LDS and LDPC have impact on IND&VNDD. We define that I A,C &P represents AMI between the symbols on CNDD&PND edges and a priori information, I E ,C &P represents AMI between the symbols on CNDD&PND edges and extrinsic information. CNDD collects LLRs from IND, VNDD and the demodulator, while PND only receives LLR from VNDD. Updating of CNDD and PND is shown in (22) , (26) and (28) . L i n , u →c n , L v k , m →c n and L v k , m →p k , j are modeled as the output of multipath fading channels. As the updating of CNDD and PND is complicated, their EXIT curves are derived through simulations. Table III shows parameters of the EXIT chart analysis. Note that the system loading is described as the ratio of the number of variable nodes to the number of chip nodes. Fig. 6 depicts the EXIT charts of JSG-IOTA by red lines and LDS-IOTA by blue lines at E b /N 0 = 12 dB. The trajectory in the figure shows that at least seven iterations are required to reach the intersection point of LDS-IOTA, whereas only five iterations are needed to reach the intersection point of JSG-IOTA. This is attributed to the more efficient message passing and the more reliable information utilized by chip nodes and variable nodes in JSG-IOTA than that in LDS-IOTA. Therefore, JSG-IOTA can reach its intersection point faster than LDS-IOTA.
V. EXIT CHART ASSISTED JSG CONSTRUCTION
In this section, we discuss how to use EXIT charts to optimize the JSG construction [32] .
A. Degree Distribution
We define the the following formulas, i.e., 
as the degree distribution polynomials of IND, CNDD, VNDD and PND, respectively, where P IND , P CNDD , P VNDD and P PND represent the fractions of all edges connected to the corresponding nodes. According to Fig. 2(b) , we assume that each intrinsic-interference node is determined by four neighboring time-frequency positions around the signal of interest, hence d i,ldw m = 4. Nevertheless, other degrees can be varied. In EXIT charts, to obtain a as low bit error rate (BER) as possible, EXIT curves have to intersect at (I A , I E ) = (1, 1) point [33] , [34] . The JSG in Table III is a regular graph without any optimization. As revealed by [33] and [34] , a better code will generate an EXIT chart that has a higher intersection point closing to the (1, 1) point. Therefore, the construction strategy is to adjust the EXIT charts in order to approach the (1, 1) point while keeping the tunnel open. Based on Fig. 5 , chip nodes utilize LLRs from FBMC demodulator, IND and VNDD, while parity-check nodes only utilizes LLR from VNDD without direct FBMC information, hence parity-check nodes reduce AMI of CNDD&PND. Once the ratio of the edges connected to paritycheck nodes is decreased slightly, the curve of CNDD&PND should be higher, consequently the optimized shape will generate a near-capacity JSG. More importantly, the EXIT charts can be intersected more closely to the (1, 1) point and a better performance can be achieved. According to the discussion, Table IV presents different degree distributions. It can be seen that Deg a is a regular JSG which is shown in Table III , while others are irregular JSG. Obviously, comparing with Deg a , Deg c and Deg d mildly reduce the degree of parity-check nodes, and the polynomials of variable nodes and chip nodes are adjusted correspondingly. By contrast, Deg b raises the edge proportion of parity-check nodes. Fig. 7 depicts EXIT charts for different degree distributions at E b /N 0 = 12 dB. In Table IV , Deg c and Deg d slightly decrease the weight of the parity-check nodes, as a result, their AMI between the symbols and the extrinsic information of CNDD&PND both lift up in Fig. 7 . In addition, their intersection points become higher, meaning that a lower BER can be obtained. On the contrary, Deg b increases the weight of paritycheck nodes, and its AMI as well as intersection point both sink. Therefore, a lower density of PND in general results in a scheme that is more robust to interference on the joint sparse graph. It is noteworthy that although the PND weight of Deg d is less than that of Deg c , but the intersection point of Deg d is lower than that of Deg c , indicating Deg c outperforms Deg d . This is related to the function of PND, i.e., performing paritycheck for error correction. As explained above, it is necessary to design the degree distributions carefully and strike a balance between the optimization processing and the original function of the parity-check node. This ensures efficient operations of belief propagation executed at the JSG-IOTA receiver. For the joint sparse graph, Deg c is a preferable choice since it has the highest intersection point among these schemes.
B. Short Cycle
Based on graph theory, the edge number of the shortest cycle in a graph is referred to as the girth. Avoiding short cycles is important, since a short cycle may reduce the efficiency of message passing due to self-propagated information transmitting to the same node in limited iterations [35] . The EXIT charts shown in Fig. 7 do not take account of cycles, and their girths are four. Fig. 8 illustrates the EXIT charts for girths of four, six and eight in JSG at E b /N 0 = 12 dB. Deg c is chosen as the degree distribution. In the case of girth = 8, the degree distributions have to be adjusted slightly, i.e., Deg c : = 0.07x 6 + 0.86x
We can see that the curves of girth = 4 and girth = 6 almost overlap, while that of girth = 8 is higher than other two scenarios. Therefore, our advice is to eliminate cycles with length of four and six while designing a JSG.
C. Maximum Achievable Throughput
In order to show the theoretical threshold of JSG, we study the capacity of maximum achievable throughput. [33] and [34] have pointed out that the maximum achievable throughput in an iterative system can be expressed by the area under the EXIT curve of the inner code. In JSG, we define the area under the EXIT curve of CNDD&PND as A, and the capacity at a E b /N 0 is written as A(E b /N 0 ). For comparisons, 3 scenarios of JSG-IOTA with different degree distributions and girths are presented in Table V, and their maximum throughputs are quantified in Fig. 9 . It can be seen that, as expected, JSG-IOTA scenario-3 owns the highest capacity in these scenarios. Compared to the maximum achievable throughput of scenario-3, there are respective degradations for that of scenario-1 and scenario-2. Hence, due to the optimized degree distribution and the large girth, scenario-3 is the preferable scenario for JSG-IOTA, which will be further verified by performance simulations.
In addition, to quantify the gain achieved by exploiting the information of the FBMC-IOTA intrinsic interference, we investigate the capacity of JSG-IOTA scenario-3 excluding the low density weight matrix of the intrinsic interference, which is referred to as JSG-IOTA scenario-3 without LDWM in Fig. 9 . It can be seen that, compared with JSG-IOTA scenario-3, there is a loss of about 0.5 dB in the medium to high SNR region in JSG-IOTA scenario-3 without LDWM. Therefore, the capacity of the joint sparse graph is decreased when the low density weight matrix of the intrinsic interference is not utilized. In other words, by performing MPA on LDWM, the intrinsic interference utilization can bring additional gain.
Furthermore, to find the rule to determine the number of nonzero elements in LDWM, we analyse the capacity of JSG-IOTA scenario-3 having different nonzero elements in the low density weight matrix of the intrinsic interference, which are referred to as JSG-IOTA scenario-3 with 8/12/16 nonzero elements in LDWM in Fig. 9 . Five cases with different number of nonzero elements in LDWM are considered, and their details are presented in Table VI . According to Fig. 9 and Table VI, we can draw conclusions as follows.
1) When JSG-IOTA scenario-3 without LDWM is excluded, in the rest scenarios of Table VI , JSG-IOTA scenario-3 with 16 nonzero elements in LDWM has the highest capacity, while JSG-IOTA scenario-3 (note that for such a scenario, there exists 4 nonzero elements in LDWM, hence it also can be named as JSG-IOTA scenario-3 with 4 nonzero elements in LDWM) has the lowest capacity. Therefore, the capacity of the joint sparse graph can be increased when the number of nonzero elements in the low density weight matrix increases.
2) The curves of JSG-IOTA scenario-3 and JSG-IOTA scenario-3 with 8 nonzero elements in LDWM almost overlap, while the curves of JSG-IOTA scenario-3 with 12 nonzero elements in LDWM and JSG-IOTA scenario-3 with 16 nonzero elements in LDWM almost overlap. Hence, compared with 4 (or 12) nonzero elements in LDWM, there is only a marginal gain when 8 (or 16) nonzero elements in LDWM are selected. However, there is obvious gap between the curves of 8 nonzero elements and 12 nonzero elements in LDWM.
3) Considering the fact that computational complexity of intrinsic interference utilization increases exponentially with the number of nonzero elements in LDWM, JSG-IOTA scenario-3 (with 4 nonzero elements in LDWM) strikes the best balance between performance and complexity. Although JSG-IOTA scenario-3 with 16 nonzero elements in LDWM has the highest capacity, its computational complexity is very high.
VI. PERFORMANCE EVALUATION
In this section, we compare JSG-IOTA with state-of-the-art techniques including OFDM, IOTA, LDS-OFDM, LDS-IOTA and turbo structured LDS-IOTA, where OFDM and IOTA represent conventional systems without LDS structure. The performances are evaluated over multipath fading channel, and the simulation parameters are presented in Table III . For fair comparisons, a half rate LDPC code constructed by the method of [36] , is utilized by all the candidates. For OFDM-based systems (including OFDM and LDS-OFDM), we use QPSK modulation, and the length of CP is 16. For IOTA-based systems (including IOTA, LDS-IOTA, turbo structured LDS-IOTA and JSG-IOTA), we use OQPSK modulation, and the number of filter taps for each subcarrier is 5. For LDS-based systems (including LDS-OFDM and LDS-IOTA), the low density signature is constructed through EXIT charts [6] . For turbo structured LDS-IOTA, we use eight outer-inner iteration, where the turbo receiver is optimized through EXIT charts [7] . The maximum iteration number is eight for LDS-OFDM, LDS-IOTA and JSG-IOTA.
A. BER Performance
The performance of 200% loaded candidates is illustrated in Fig. 10 . It can be seen that LDS-OFDM and LDS-IOTA significantly outperform OFDM and IOTA, respectively. This is due to the LDS structure which can effectively eliminate the MUI and exploit the frequency diversity under overloaded con- Fig. 2 ditions. Meanwhile, IOTA and LDS-IOTA respectively yield slight gain over OFDM and LDS-OFDM. Hence, compared with OFDM systems, IOTA-based systems achieve improved power efficiency (better BER performance) and spectral efficiency due to the elimination of CP. The performance advantage of IOTA will be even greater if we also consider the fact that IOTA-based systems have much lower out-of-band power radiation than OFDM systems, thus smaller guard-band is needed, leading to reduced overhead. Among all the IOTAbased systems, the BER of LDS-IOTA is higher than that of turbo structured LDS-IOTA and JSG-IOTA. Because of the inherent advantage of JSG and the effective intrinsic interference utilization, all of JSG-IOTA scenarios achieve superior performance over other systems. Due to the optimal degree distribution (Deg c ) and the long cycle (girth = 8) which are optimized by EXIT charts, JSG-IOTA scenario-3 respectively outperforms other candidates at BER of 10 −6 as follows: 0.3 dB over JSG-IOTA scenario-1, 0.7 dB over JSG-IOTA scenario-2, 1.3 dB over turbo structured LDS-IOTA, 1.5 dB over LDS-IOTA, and 1.9 dB over LDS-OFDM. Moreover, JSG-IOTA scenario-3 without LDWM is simulated and shown a worse performance than that of JSG-IOTA scenario-3 (about 0.5 dB degradation at BER of 10 −6 ), verifying the effect of the intrinsic interference utilization. Furthermore, JSG-IOTA scenario-3 with different number of nonzero elements are evaluated, where JSG-IOTA scenario-3 with 16 nonzero elements in LDWM has the best performance, the BER curves of 4 (or 12) and 8 (or 16) nonzero elements in LDWM almost overlap. These results concur with EXIT charts analysis presented in Section V.
300% loaded systems are simulated and presented in Fig. 11 . Similarly to the 200% loaded case, all of JSG-IOTA scenarios still attain lower BER than other candidates. Compared with LDS-OFDM, LDS-IOTA and turbo structured LDS-IOTA, JSG- IOTA scenario-3 obtains 1.3-1.9 dB gain in the medium to high SNR region. As predicted by EXIT charts analysis, JSG-IOTA scenario-3 achieves a lower BER than that of JSG-IOTA scenario-3 without LDWM, and the performance of JSG-IOTA scenario-3 can be improved when the number of nonzero elements in LDWM increases.
B. Convergence Property
The convergence property of 200% loaded LDS-IOTA and JSG-IOTA scenario-1 at E b /N 0 = 12 dB is shown in Fig. 12 , where one can see BER of the two candidates in every iteration. At the first iteration, the performance of LDS-IOTA is almost identical to that of JSG-IOTA. However, as the iterative process proceeds, BER of JSG-IOTA drops much faster than that of LDS-IOTA. After five iterations, the performance of JSG-IOTA becomes saturated, whereas LDS-IOTA needs seven iterations to reach its lowest BER. Such results concur with the trajectory prediction of the EXIT charts plotted in Fig. 6 . Hence, the convergence property verifies the effectiveness of the EXIT charts.
C. Different Users' BER
In Fig. 13 , we show the BER of the worst and best users in LDS-IOTA and JSG-IOTA scenario-3 with 200% loading. We can see that some users' BER is lower than that of others, and in the low SNR region the BER degradation is less than that of high SNR region. It is related to the fact of observing the signal constellation at chip level and the primary factor of noise in the low SNR region. Thus the joint sparse graph does not give equal multiuser efficiency or in other words it does not result in the same performance for all the users. But the performance gap between the best user and the worst user in JSG-IOTA is slightly narrower than that of LDS-IOTA. More explicitly, when the joint sparse graph is applied, the variation of users performance can be reduced, meaning that a fairer and a more uniform user experience can be achieved.
D. Dynamic Subcarrier Allocation
In JSG-IOTA system, the generated chips at the output of the LDS spreader are mapped to the subcarriers of the employed IOTA signal. In the simulations we have carried out so far, we assume that a static subcarrier allocation is employed, i.e., at transmitters, individual subcarriers are allocated to users for transmission without the knowledge of channel state information. However, to maximize the sum-rate with fairness consideration for JSG-IOTA, it is necessary to investigate dynamic subcarrier allocations. In other words, transmitters periodically estimate the uplink channel states of all subcarriers for each user. Based on the obtained channel state information (CSI), transmitters assign the subcarriers and power to each user through a reliable signaling channel. Fig. 14 shows the effect of the subcarrier allocation in 200% loaded JSG-IOTA scenario-3, where the dynamic scheme allocates subcarriers to the user who has the largest channel gain [37] . As revealed by the figure, the dynamic subcarrier allocation improves the performance significantly. Compared to the static subcarrier allocation, there is about 2-3 dB gain. Fig. 15 shows the throughput of different subcarrier allocation schemes in 200% loaded JSG-IOTA scenario-3. It can be observed that a higher throughput is achieved as the number of users increases. This is due to the multiuser diversity and the increase in the sum of users' power. More importantly, the results show that a larger increase is achieved by dynamic subcarrier allocation comparing to the static scheme. It should be noted that for the dynamic subcarrier allocation, CSI is required in both transmitters and receivers, while for the static subcarrier allocation, CSI is only required in receivers.
E. Performance of the PHYDYAS Filter Based FBMC System
To show the general effect of the proposed scheme, we also adopt the PHYDYAS prototype filter to our design, and the results are presented in Fig. 16 . Note that the system loading is 200%, and the channel model is ITU Vehicular Channel A in the simulation. It can be seen that without the LDS structure, the PHYDYAS filter based FBMC, i.e., PHYDYAS in the figure, can not achieve a satisfactory performance under overloaded conditions. Similar to IOTA prototype filter, JSG outperforms LDS and turbo structured LDS when the PHYDYAS filter is utilized. Meanwhile, for the case of JSG, there is a performance loss if LDWM is excluded, meaning that the intrinsic interference utilization is also effective for FBMC systems with the PHYDYAS filter.
VII. CONCLUSION
A joint sparse graph combing pulse shaping property (LDWM of FBMC), NOMA (LDS) and channel coding (LDPC) was proposed. Differing from single graph techniques, in the JSG-IOTA receiver, multiuser detection, intrinsic interference utilization and channel decoding are jointly conducted on JSG. By employing EXIT charts to analyse the JSG-IOTA receiver in details, the construction guidelines and the threshold of the JSG were revealed. Simulations illustrate that the JSG-IOTA scenario-3 can obtain the best performance, which is related to the careful design of JSG and the intrinsic interference utilization. CSI has been considered by the dynamic subcarrier allocation, and the performance of the system varies significantly. In future work, the channel effects will be considered in the filter type selection when designing JSG [26] , [38] . Although JSG can improve the performance, its structure is complicated and the computational complexity is high, how to design a more compact graph without information loss is a challenging topic to be explored in our future work. In addition, the joint sparse graph can be extended to MIMO scenario with beamforming and cosine-modulated multi-toned (CMT) systems.
